Abstract -This paper presents the design and closed-loop current control of a grid connected seven-level, 3-phase diodeclamped multilevel inverter for Photovoltaic (PV) applications. The proposed closed loop current control technique is based on the voltage-oriented proportional integral (PI) controller theory. The modulation technique used is level-shifted-carrier sinusoidal pulse width modulation (SPWM). The gain values of PI controller were selected to achieve good current quality and dynamic response. Grid synchronization was achieved by using a synchronous-reference frame phase-locked loop (SRF-PLL). Matlab/Simulink was used for the control system design and simulation. The simulation results show that a 1.34% total harmonic distortion (THD) of the output current was achieved which is within the allowable current distortion limits by international standards. The stability of the system was analyzed using pole-zero mapping and root locus.
I. INTRODUCTION
Multi-level inverters convert direct current (DC) power to alternating current (AC) power at the required output voltage and frequency. With the high demand of electrical energy due to increasing industrial activities as a result of population growth, urbanization and the increased use of numerous electrical appliances there is need for clean, economical, and renewable energy to provide reliable power supply. Solar photovoltaic (PV) is one of the most promising and fastest growing renewable energy sources. Solar PV produces a DC voltage which has to be converted to AC for grid-integration. This is done using an inverter, the most common type of inverter being a two-level inverter. However, the implementation of two-level inverters is limited to lowpower, low-voltage applications due to limitations in semiconductor device ratings, unless they are connected in series-parallel to increase their power handling capability. Series-parallel connection of semiconductor devices makes the inverter and control design more complicated.
Multi-level inverters provide an alternative method of gridintegration of PV power at higher power and voltage levels which are not possible with two-level inverters. Some advantages of multi-level inverters over two-level inverters are increased power ratings, improved harmonic performance, and reduced electromagnetic interference (EMI) emission [1] . Due to their higher voltage handling capability, multi-level inverters allow the connection of PV systems to the medium voltage grid, without the use of a transformer, which would have made the system more bulky, expensive and increase the power losses. The higher voltage handling capability is achieved with the use of lower voltage-rated devices, which is more economical than series-parallel connection of devices. [2] . The diode clamped multi-level inverter, is one of the most commonly used multilevel inverter topologies. Diodes are used as clamping devices to clamp the dc bus voltage so as to achieve "steps" in the output voltage. It also uses capacitors connected in series across the DC input voltage to divide the DC bus voltage into a set of voltage levels.
The performance of the diode clamped multilevel inverter is also determined by the modulation and control schemes used. The control scheme used in this paper is voltage-oriented PI control. This involves coordinate transformation of threephase current into the synchronous reference frame, where AC currents appear as DC currents and PI controllers can be utilized without the inherent steady-state error which occurs when they are used with sinusoidal signals [3] . Various pulsewidth modulation (PWM) schemes for multi-level inverters have been presented in literature. The carrier based pulse width modulation (PWM) schemes are classified into two categories, namely; phase-shifted carrier modulation and level-shifted carrier modulation [4] . The level-shifted carrier modulation produces a lower Total Harmonic Distortion (THD) in the output current compared to phase shifted carrier modulation when applied in grid connected applications. It is also more flexible and easier to implement than the phase-shifted carrier modulation. [5] .
The grid filter is the other component which determines the performance of the inverter. The most common filter types are the first-order inductive (L) filter, second order capacitive-inductive (LC) filter and the third-order inductivecapacitive-inductive (LCL) filter. The LCL filter is suitable for high-power, medium voltage applications where the switching frequency is relatively low to reduce switching losses. It provides high attenuation of switching harmonics with relatively small filter components. A drawback of the LCL filter is resonance at its resonance frequency which affects the controller stability, unless a suitable control scheme is used [6] . This paper presents a closed-loop current control scheme for a seven-level three-phase diode-clamped dc-ac inverter using the level-shift carrier sinusoidal pulse width modulation (SPWM) based on voltage-oriented PI control. A synchronousreference-frame phase-locked-loop is implemented for grid synchronization. Simulation results from Matlab/Simulink are presented to demonstrate the operation of the grid-connected seven level diode clamped multi-level inverter.
The paper is organised as follows: In section II, the overview of the grid-connected system is presented. In section III, the details of the system design and modelling are given. In section IV, the stability analysis is presented. In section V, the simulation results are presented and section VI is the conclusion.
II. SYSTEM DESCRIPTION
To produce n-levels of the phase voltage, an n-level diodeclamped multilevel inverter needs 1  n capacitors on the DC bus. It also requires   1 2  n main switches and   1 2  n antiparallel diodes on the main switches. The anti-parallel diodes are normally integrated into the main switch. The number of clamping diodes needed is    2 1   n n [7] . The voltage across each capacitor for an n-level diode clamped inverter in steady state is
. Thus, each active switching device is only required to block a voltage of
, where n is the number of levels.
The single line diagram for a Grid connected seven-level diode clamped multilevel inverter with a DC-Link is shown in Fig. 1 . (6) capacitors. This topology was proposed by Nabae, Takahashi, and Akagi in 1981 and it is one of the mostly used topology for grid connected photovoltaic systems [8] .
The switching sequences of the 7 level diode clamped multilevel inverter is explained as follows: 
A. LCL Filter Design
Industrial LCL-based grid inverters are designed in view of robustness, stability and high efficiency. Several design methods are presented in [3] , [9] and an improved design method including the stability and controllability of the system is discussed in [10] . The choice of sensor position for a grid connected inverter with an LCL filter depends on application, voltage and current level [11, 12] . The two possible positions are inverter-side and grid-side. An inverter-side current sensor is required for current measurement and protection [13] while for grid connected applications a grid-side voltage sensor is necessary for synchronisation [14, 15] . Some researches show that if the current sensors are on the grid side, rather than on the inverter side, the current control loop is much closer to stability [16] . The stability of the closed-loop control system can be improved by the addition of a passive damping or an active damping scheme [17] . The passive damping scheme is more attractive than the active damping scheme due to its simplicity of implementation and lower cost [17] .
The single phase equivalent circuit of the LCL filter with passive damping in of resistors connected in series with the filter capacitor is shown in Fig. 5 below. The equivalent resistances R1 and R2 are usually small and their resistance can be ignored. The time domain mathematical model of the system can be described using space vector notation. is the filter capacitor current space vector in the natural reference frame.
The system transfer function model of LCL filter with a damping resistor is shown in Fig. 6 below with R1 and R2 ignored. The values of the filter components can be calculated using the procedure given in [15] . The base impedance is given by
The base capacitance is given by
The filter capacitor is limited to 0.05 pu of the base capacitance to limit the reactive power consumption of the inverter. Therefore, the filter capacitor is given by
The rated maximum current is given by
The maximum allowable ripple in the inductor current is selected to be 10% of the maximum current and is given by max max
The inverter-side inductor should be designed such that it is capable of limiting the ripple in the inverter current to 10% of the rated amplitude value [18] . Thus, it is given by The grid-side inductance is selected as a fraction of the inverter-side inductance and is given by 1 2 rL L  (11) Where r < 1.
The value of r in this work has been taken as 0.3.
The optimum value of damping resistor is selected using such that the damping factor, ζ, is 0.707 [19] . The damping factor is related to the damping resistor by
Where res  is the resonance frequency of the LCL filter.
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The resonance frequency of the LCL filter is very critical in the design and is given by Too high or too low values of resonance frequency of the LCL filter should be avoided. The resonance frequency of the LCL filter should better be 10 times greater than the grid frequency, and less than half of the switching frequency [17] .
Where 1 f is the fundamental frequency and sw f is the switching frequency.
B. Grid Synchronization
The SRF-PLL has been implemented in this paper for grid synchronization due to its robustness in various grid conditions. It is easy to implement, it is effective, and it is reliable [20] .
The major role played by the PLL is to provide Grid synchronization which is a very important function in grid connected inverters. The Phase Locked Loop (PLL) will detect the frequency and phase from the grid system, and the phase angle is used as the angle for coordinate transformation from abc to dq. The SRF-PLL has three major components namely; phase detector (PD), loop filter, and a voltage controlled oscillator (VCO) [21] 
C. Current Controller
The PI controller has been widely used as current controller in a variety of inverter applications. The design and implementation of this controller is simple, its algorithm has a low computational and it is stable, making it useful as a current controller in most inverter topologies [22] , [23] , [24] . The proportional integral (PI) current control technique is employed for grid connected PV inverters to keep the output current sinusoidal and to achieve high dynamic performance under rapidly changing atmospheric conditions and to maintain the power factor at near unity [25] . The transfer function for the PI controller is given by
Where p K is the proportional gain and i K is the integral gain.
IV. STABILITY ANALYSIS
The system transfer function can be given by
If there is no damping resistor the transfer function is given by
The pole-zero map of the undamped LCL filter is shown in Fig. 6 .
The filter has got three poles. One is at the origin, while two are imaginary poles lying on the imaginary axis. This indicates marginal system stability. Therefore, an undamped LCL filter is a marginally stable system and if it connected to the grid and the control system is added, it is likely to become unstable.
The pole-zero map of a damped LCL filter is shown in Fig.  7 . The filter has a pole at the origin and two complex poles on the left-hand side of the imaginary axis. This indicates that the system is stable. If a stable LCL filter is connected to the grid, and a suitably tuned controller, it will remain stable. The stability of the LCL filter for various values of controller gain is investigated using the root locus method.
The root locus of an undamped LCL filter is shown in Fig.  8 . The root locus shows that increasing the controller gain causes the imaginary poles of the filter to move to the right of the imaginary axis as complex poles. Complex poles on the right hand side of the imaginary axis are an indication of undamped oscillations which cause the system to be unstable. The root locus of a damped LCL filter is shown in Fig.9 . The plot shows that the poles of the system remain on the left of the imaginary axis for all values of controller gain. This shows that the system is stable for all values of controller gain. The parameters of the system being considered are shown in Table. 1. The block diagram of the grid-connected inverter and its control scheme is shown in Fig. 10 .
The inverter output voltage waveform for phase-a is shown in Fig. 11 . The waveform is a stair-case waveform with seven levels as expected from a seven-level inverter. The stair case waveform reduces the filtering requirements on the inverter output, and reduces the distortion in the current. The waveform of the steady-state grid current is shown in Fig.12 . The frequency spectrum of the current is shown in Fig.  13 . The frequency spectrum shows that the total harmonic distortion (THD) of the current is 1.34 %, which is much lower than the maximum allowable THD of 5 %.
The dynamic performance of the system is shown in Fig.  14 and Fig. 15 . In Fig.14 , the response of the d-axis current to a step change of 1 p.u. in current is shown. The response is fast and accurate, showing that the PI controller is well tuned to achieve good dynamic performance and good steady-state tracking with zero steady-state error. Fig. 15 shows a similar performance for the q-axis current.
VII. CONCLUSION
The grid-connected seven-level inverter with an LCL filter has been successfully designed and implemented in Matlab/Simulink. The LCL filter is designed to achieve stability using a simple passive damping resistor. Stability is achieved for all values of controller gain. The simulation results show good steady-state performance and a THD of 1.34 % in the grid current is achieved. The results also show good dynamic performance demonstrated by the response of the current to a step change in the reference current. The measured current follows the reference current showing a fast dynamic response. A steady-state error of zero is achieved due to the controller being implemented in the synchronous reference frame. In future, the design and control scheme
